

04/19/00



JCS86 U.S. PTO

04-24-00

A

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventorship.....Perlin et al.
Applicant.....Microsoft Corporation
Attorney's Docket No.MS1-385US
Title: Interlaced Protocol for Smart Card Application Development

JCS86 U.S. PTO
09/551957
04/19/00

TRANSMITTAL LETTER AND CERTIFICATE OF MAILING

To: Commissioner of Patents and Trademarks,
Washington, D.C. 20231

From: Michael A. Proksch (Tel. 509-324-9256; Fax 509-323-8979)
Lee & Hayes, PLLC
421 W. Riverside Avenue, Suite 500
Spokane, WA 99201

The following enumerated items accompany this transmittal letter and are being submitted for the matter identified in the above caption.

1. Specification—title page, plus 40 pages, including 49 claims, Abstract and Appendix A
2. Transmittal letter including Certificate of Express Mailing
3. 7 Sheets Formal Drawings (Figs. 1-8)
4. Return Post Card

Large Entity Status [x]

Small Entity Status []

Date: 4/19/2000

By: Michael A. Proksch
Reg. No. 43,021

CERTIFICATE OF MAILING

I hereby certify that the items listed above as enclosed are being deposited with the U.S. Postal Service as either first class mail, or Express Mail if the blank for Express Mail No. is completed below, in an envelope addressed to The Commissioner of Patents and Trademarks, Washington, D.C. 20231, on the below-indicated date. Any Express Mail No. has also been marked on the listed items.

Express Mail No. (if applicable)

EL580803890

Date: 4.19.2000

By: Lori A. Vierra
Lori A. Vierra

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

**INTERLACED PROTOCOL FOR SMART CARD
APPLICATION DEVELOPMENT**

Inventor(s):

Eric C. Perlin

Vinay Deo

David Milstein

Gilad Odinak

Scott B. Guthery

Klaus U. Schutz

ATTORNEY'S DOCKET NO. MS1-385US

1 **PRIORITY INFORMATION**

2 This application expressly claims the benefit of the filing date established
3 with U.S. Provisional Application No. 60/133,624 filed May 11, 1999 by Perlin, et
4 al. and commonly assigned to the assignee of the present application.
5

6 **TECHNICAL FIELD**

7 This invention relates to a class of devices commonly known as smart cards
8 and, in particular, to an interlaced protocol for smart card application development.
9

10 **BACKGROUND OF THE INVENTION**

11 Today there is increasing use of integrated circuit (IC) cards, colloquially
12 referred to as "smart cards", in place of, or in addition to, conventional magnetic
13 stripe cards ("mag cards"). A smart card is a thin card embedded with a memory
14 device (volatile and/or non-volatile) and associated programmable or non-
15 programmable logic. Unlike the mag card that merely stores "static" information
16 (e.g., a credit card account number), a smart card can add, delete and otherwise
17 manipulate information stored on the card. Accordingly, smart cards are capable
18 of storing and executing applications to carry out one or more functions within a
19 smart card.

20 While the physical dimensions and processing features of the smart card
21 give rise to potentially limitless applications, the reality is that smart card
22 applications are typically only developed for large scale markets, e.g., banking,
23 security and transportation applications. One reason for this limited growth lies in
24 the cost associated with smart card application development. There are several
25 reasons why smart card application development is a costly undertaking, not the

1 least of which is the "closed" nature of the smart card and the limited processing,
2 memory and input/output resources of the smart card.

3 A smart card is often referred to as a "closed" system because, for security
4 purposes, a smart card is purposefully designed to not expose its memory,
5 intermediate system states or data and address bus information to external devices.
6 To do so would render it susceptible to unauthorized access (hacking) and fraud.
7 While its closed nature is useful for secure applications such as banking
8 transactions, it makes it difficult to utilize prior art smart cards for development
9 purposes. It is to be appreciated that application development often requires
10 access to memory or bus values, or system state information during intermediate
11 processing steps, access that has been specifically designed out of the smart card.

12 Another encumbrance to the smart card application designer is the limited
13 resources of the smart card. That is, due to the physical and processing constraints
14 placed on the smart card, prior art smart cards do not enjoy any dedicated debug
15 facilities. Aside from the limited processing and memory attributes of a smart
16 card, a smart card typically has but a single, bi-directional input/output (I/O) port.
17 The communication bandwidth of this single I/O port is typically consumed to
18 support execution of the smart card application itself, leaving little to no
19 communication bandwidth to support debug features. Thus, application
20 development using a smart card itself is virtually impossible. Consequently the
21 development of applications for a smart card currently requires the use of an in-
22 circuit emulator (ICE) and an associated, often proprietary software development
23 application.

24 A ICE system is typically comprised of a printed circuit card coupled to a
25 computer system executing a proprietary software development application

1 associated with the printed circuit card (emulator). The printed circuit card is
2 designed to emulate the functionality of the smart card, while providing additional
3 debug facilities (e.g., I/O ports, memory buffers, address and data lines and the
4 like), thereby providing the developer with the necessary access to adequately
5 debug their applications in development. One limitation of such smart card
6 development systems is that the ICE and proprietary development application are
7 chip-specific. Thus, an emulator for smart card employing a Siemens processor
8 will not work with an emulator employing a Philips or Motorola processor without
9 significant hardware modification. Moreover, the software development
10 application executing on the computer system is also chip-specific, with an
11 associated chip-specific compiler, linker and debugger, and often require that a
12 developer learn the "programming language" of the development tool.
13 Consequently, an application developed on one ICE system cannot be utilized (or
14 directly ported to) a smart card employing a different processor without costly
15 modification.

16 As a result of each of the foregoing limitations, smart card application
17 development is a costly undertaking, typically performed by the large corporations
18 that stand to profit from the sale of millions of smart cards. History has shown
19 that in order for a new technology to blossom, "grass roots" application
20 development is required. That is, a technology will not truly become a pervasive
21 technology unless and until it is infused with the vitality and creativity of
22 individual programmers and small development companies.

23 Thus, an improved application development environment is required for
24 smart card applications that is unencumbered by the limitations commonly
25 associated with the prior art. One such solution is presented below.

1
2 **SUMMARY OF THE INVENTION**

3 This invention concerns an integrated circuit (IC) card, such as a smart card
4 and, more particularly, an interlaced protocol for smart card application
5 development.

6 In accordance with a first aspect of the invention, an IC is presented
7 comprising an input/output (I/O) interface and a smart card development interface
8 (SCDI), coupled to the I/O interface, to receive and identify debug frames
9 interlaced within a normal communication flow between the smart card and an
10 application executing on a host system.

11 According to another aspect of the invention, a computer system is
12 presented comprising a client development interface (CDI), to receive and identify
13 debug frames interlaced within a normal communication flow received from a
14 communicatively coupled integrated circuit (IC) card.

15 According to yet another aspect of the present invention, a protocol
16 enabling smart card application debugging using an IC card is introduced. In
17 particular, a protocol facilitating communication between a host system and an IC
18 card is presented comprising a plurality of application frames and one or more
19 debug frames. The application frames facilitate communication between a host
20 application and one or more smart card resources. The debug frame is interlaced
21 with the application frames comprising normal communication flow to invoke one
22 or more smart card resources. In one embodiment, the host application and the
23 debug application are executing on separate host systems utilizing the resources of
24 an IC card.
25

It is to be appreciated that combination of the foregoing aspects of the present invention gives rise to an innovative smart card application development system comprising a computer system endowed with the client development interface (CDI), and a smart card incorporating the smart card development interface, wherein communication between the IC card and the computer system adheres to a transport protocol supporting Application Protocol Data Units (APDU) (i.e., a normal communication flow) and innovative Debug Protocol Data Units (DPDU). Accordingly, it will be appreciated that the innovative development interfaces, i.e., the CDI and the SCDI, respectively, represent a significant advancement in smart card application development, enabling a developer to develop smart card applications using an actual IC card, rather than the costly emulators required in the prior art.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of an example smart card application development system including a computer system and a smart card;

Fig. 2 is a block diagram of an example computer system including a client development interface, suitable for use in the smart card application development system of Fig. 1;

Fig. 3 is a block diagram of an example client development interface including a debug filter, according to one aspect of the present invention;

Fig. 4 is a block diagram of an example smart card including a smart card development interface, suitable for use in the smart card application development system of Fig. 1;

1 **Fig. 5** is a block diagram of an example smart card development interface
2 including a debug filter, according to one aspect of the present invention;

3 **Fig. 6** graphically illustrates an example communication flow including a
4 diagram of an example debug frame suitable for use in the application
5 development system of Fig. 1;

6 **Fig. 7** is a flow chart of an example method for debugging an IC card
7 application using an interlaced debug protocol, according to one aspect of the
8 present invention; and

9 **Fig. 8** illustrates a signaling diagram for an example communication flow
10 between a host system and a smart card utilizing the interlaced debug protocol of
11 the present invention.

12 13 **DETAILED DESCRIPTION**

14 **Example Development System**

15 **Fig. 1** illustrates an application development system 100 comprising a
16 computer system 102 coupled to smart card 104 in which a user can develop and
17 debug application code for use on a smart card such as, but not limited to, smart
18 card 104. As shown, the development system of Fig. 1 depicts computer system
19 102 coupled to smart card 104 via a card reader 106 and a communication medium
20 108. The communication medium 108 is intended to represent any of a number of
21 typical communication links including, but not limited to, a proprietary data bus,
22 an industry standard data bus, a local area network (LAN), a wide area network
23 (WAN), or a global area network (e.g., the Internet). In this regard, as will be
24 developed more fully below, the innovative application development system 100
25 facilitates development of smart card applications using an actual smart card 104

1 coupled to one or more computer system(s) (e.g., 102) via a communications
2 network 108 and a card reader 106.

3 Smart card 104 comprises an innovative smart card development interface
4 (SCDI) 110 coupled to an operating system (OS) 112. According to one aspect of
5 the invention, to be developed more fully below, SCDI 110 receives and identifies
6 debug frames interlaced with "normal" application frames within the normal
7 communication flow between the smart card 104 and an application executing
8 within an application development tool running on computer system 102.

9 It is to be appreciated that, but for the innovative smart card development
10 interface 110, smart card 104 and its operating system 112 with associated system
11 resources is intended to represent any of a broad range of integrated circuit cards
12 and their operating systems commonly known in the art. That is, any smart card
13 endowed with the innovative smart card development interface 110 is suitable for
14 use within the innovative smart card application development system 100 of Fig.
15 1.

16 It is noted that, in addition to the illustrated smart cards, the IC device
17 might be embodied in other forms, such as an electronic wallet, a personal digital
18 assistant, a smart diskette (i.e., an IC-based device having a form factor and
19 memory drive interface to enable insertion into a floppy disk drive), a PC card
20 (formerly PCMCIA card), and the like. Generally, the integrated circuit card 104
21 is characterized as an electronic device with limited processing capabilities and
22 memory wherein large size number crunching is impractical.

23 Card reader 106 provides a necessary interface between smart card reader
24 104 and a computing system such as, e.g., computer system 102. Card readers are
25 typically designed to support any of a number of standardized communication

1 protocols supported within the smart card community and, in this way, can
2 typically accommodate smart cards adhering to any of the recognized
3 communication standards from any smart card manufacturer. In this regard, card
4 reader 106 is not chip- or card-specific. For purposes of this discussion, card
5 reader 106 includes the necessary hardware and software resources required to
6 support the interlaced debug protocol of the present invention. Consequently, card
7 reader 106 is merely intended to be illustrative of card readers typically known
8 within the art.

9 Computer system 102 is depicted within Fig. 1 as comprising an innovative
10 client development interface (CDI) 114, a plurality of executable applications 116
11 including application development tool 118 with a debug environment, and an
12 operating system 120, coupled as shown. The application development tool 118
13 enables a user to code and debug a smart card application, utilizing a debug
14 environment that generates debug frames. According to one aspect of the present
15 invention, the CDI 114 marshals and interlaces the debug frames with application
16 frames (normal communication flow) generated by the application executing
17 within development tool 118.

18 As will be developed in more detail, below, CDI 114 receives debug frames
19 from an external application, and interlaces debug frames within the normal
20 communication flow between computer system 102 and smart card 104.
21 According to an exemplary embodiment, the debug frames are generated by a
22 debug environment within application development tool 118 and sent to CDI 114.
23 CDI 114 includes a debug filter to identify debug frames. The debug frames are
24 generated within a unique identifiable attribute such as, for example, embedding
25 an invalid source and/or destination address (e.g., FF hex) within the debug frame.

1 In addition, CDI 114 receives and identifies debug frames, i.e., response
2 debug frames, sent from smart card 104. The debug filter of CDI 114 identifies
3 the debug frames (e.g., by the invalid source/destination address) and promotes the
4 response to a debug environment, while normal application frames are promoted
5 to the application executing within application development tool 118. But for the
6 client development interface 114, computer system 102, applications 116 and
7 operating system 120 are each intended to represent any of a number of commonly
8 known computer systems, applications and operating systems, respectively, known
9 in the art.

10 According to one innovative aspect of the present invention, development
11 application 118 is intended to be any of a number of known software development
12 applications (also referred to as software development "tools"). Examples of such
13 software development tools include Visual Basic or Visual C/C++ from Microsoft
14 Corporation of Redmond, WA. Thus, a smart card application is developed using
15 computer 102 and a typical software development tool 118, utilizing the interlaced
16 debug protocol supported by CDI 114 and SCDI 110 to invoke and interrogate
17 smart card resources to verify the integrity of the developed code. By using
18 common software development tools such as those described above, the smart card
19 application development system 100 does not require the chip-specific, often
20 proprietary software development application and associated compilers, linkers
21 and debuggers that are typical of the cumbersome prior art development systems.

22 As alluded to above, the inclusion of the innovative CDI 114 and SCDI 110
23 within development system 100 support an interlaced debug protocol that
24 interlaces debug frames with standard application frames comprising a normal
25 communication flow between computer system 102 and smart card 104.

According to one embodiment, the debug frames are generated in response to user interaction with a debug environment of application development tool 118 executing a smart card application. The debug frames are sent to CDI 114, which identifies the debug frames and interlaces such frames with the normal application frames (generated by the application executing within the application development tool) and sent to smart card 104 via card reader 106 and communication medium 108. SCDI 110 receives the communication from computer system 102, identifies and routes the debug frames to a debug monitor, while application frames are promoted to an appropriate application/resource of the smart card (i.e., as identified by a source/destination address). The received debug frames include debug instructions which selectively invoke smart card resources (e.g., API's, device drivers, applications, etc.), providing a user with a heretofore unavailable view of system state information while an application is executing on the smart card. As described above, this state information is priceless during application development.

It should be appreciated that the interlaced debug protocol supported by the innovative CDI 114 and SCDI 110 of the present invention enables a user to employ an otherwise ordinary development tool 118 on an otherwise ordinary computer system to directly utilize the resources of smart card 104 to code and debug smart card applications. In addition to cost and ease of use advantages over the prior art, development system 100 represents a significant improvement over prior art development systems in that the applications developed using the present invention are easily ported from one smart card to another (i.e., the application is not chip specific, as is the case of systems developed using an ICE system). Moreover, insofar as the actual smart card resources are utilized during the

1 development, there is less of a chance for hidden bugs or other undetected
2 compatibility problems as measured against prior art development systems. In this
3 regard, application development system 100 represents a significant improvement
4 over the prior art in terms of cost, ease of use and quality of the end product.

5 Although the exemplary embodiment above discusses application
6 development and debugging using application development tool 118 and an
7 integrated debug environment, this is for ease of explanation only. An alternate
8 implementation may well provide an independent debug monitor executing on
9 computer 102, in communication with CDI 114 to interlace debug frames within
10 the normal communication flow generated by a host application, independently
11 executing on computer 102. Similarly, a debug application may well be embedded
12 within SCDI 110, or executing on smart card 104 as an independent entity. Thus,
13 the description above and below is to be regarded as merely illustrative, and not
14 limiting, of the spirit and scope of the present invention.

15 16 **Example Computer System**

17 In the discussion herein, the invention is described in the general context of
18 computer-executable instructions, such as program modules, being executed by
19 one or more conventional computers. Generally, program modules include
20 routines, programs, objects, components, data structures, etc. that perform
21 particular tasks or implement particular abstract data types. Moreover, those
22 skilled in the art will appreciate that the invention may be practiced with other
23 computer system configurations, including hand-held devices, personal digital
24 assistants, multiprocessor systems, microprocessor-based or programmable
25 consumer electronics, network PCs, minicomputers, mainframe computers, and

1 the like. In a distributed computer environment, program modules may be located
2 in both local and remote memory storage devices.

3 Fig. 2 shows a general example of a computer system 102 incorporating the
4 teachings of one aspect of the present invention, and suitable for use within the
5 smart card application development system 100. It will be evident, from the
6 discussion to follow, that computer 102 is intended to represent any of a class of
7 general or special purpose computing platforms which, when endowed with the
8 innovative client development interface 114, is suitable for use in smart card
9 application development system 100. In this regard, the following description of
10 computer system 102 is intended to be merely illustrative, as computer systems of
11 greater or lesser capability may well be substituted without deviating from the
12 spirit and scope of the present invention.

13 As shown, computer 102 includes one or more processors or processing
14 units 132, a system memory 134, and a bus 136 that couples various system
15 components including the system memory 134 to processors 132.

16 The bus 136 represents one or more of any of several types of bus
17 structures, including a memory bus or memory controller, a peripheral bus, an
18 accelerated graphics port, and a processor or local bus using any of a variety of
19 bus architectures. The system memory includes read only memory (ROM) 138
20 and random access memory (RAM) 140. A basic input/output system (BIOS) 142,
21 containing the basic routines that help to transfer information between elements
22 within computer 102, such as during start-up, is stored in ROM 138. Computer
23 102 further includes a hard disk drive 144 for reading from and writing to a hard
24 disk, not shown, a magnetic disk drive 146 for reading from and writing to a
25 removable magnetic disk 148, and an optical disk drive 150 for reading from or

As shown, computer 102 operates in a networked environment using logical connections to one or more remote computers, such as a remote computer 176. The remote computer 176 may be another personal computer, a personal digital assistant, a server, a router or other network device, a network "thin-client" PC, a peer device or other common network node, and typically includes many or all of the elements described above relative to computer 102, although only a memory storage device 178 has been illustrated in Fig. 2.

As shown, the logical connections depicted in Fig. 2 include a local area network (LAN) 180 and a wide area network (WAN) 182. Such networking environments are commonplace in offices, enterprise-wide computer networks, Intranets, and the Internet. In one embodiment, remote computer 176 executes an Internet Web browser program such as the "Internet Explorer" Web browser manufactured and distributed by Microsoft Corporation of Redmond, Washington to access and utilize online services.

When used in a LAN networking environment, computer 102 is connected to the local network 180 through a network interface or adapter 184. When used in a WAN networking environment, computer 102 typically includes a modem 186 or other means for establishing communications over the wide area network 182, such as the Internet. The modem 186, which may be internal or external, is connected to the bus 136 via a serial port interface 156. In a networked environment, program modules depicted relative to the personal computer 102, or portions thereof, may be stored in the remote memory storage device. It will be appreciated that the network connections shown are exemplary and other means of establishing a communications link between the computers may be used.

1 Generally, the data processors of computer 102 are programmed by means
2 of instructions stored at different times in the various computer-readable storage
3 media of the computer. Programs and operating systems are typically distributed,
4 for example, on floppy disks or CD-ROMs. From there, they are installed or
5 loaded into the secondary memory of a computer. At execution, they are loaded at
6 least partially into the computer's primary electronic memory. The invention
7 described herein includes these and other various types of computer-readable
8 storage media when such media contain instructions or programs for implementing
9 the innovative steps described below in conjunction with a microprocessor or
10 other data processor. The invention also includes the computer itself when
11 programmed according to the methods and techniques described below.
12 Furthermore, certain sub-components of the computer may be programmed to
13 perform the functions and steps described below. The invention includes such
14 sub-components when they are programmed as described. In addition, the
15 invention described herein includes data structures, described below, as embodied
16 on various types of memory media.

17 For purposes of illustration, programs and other executable program
18 components such as the operating system are illustrated herein as discrete blocks,
19 although it is recognized that such programs and components reside at various
20 times in different storage components of the computer, and are executed by the
21 data processor(s) of the computer.

22 **Fig. 3** illustrates a block diagram of an example client development
23 interface (CDI) 114, suitable for use in computer system 102. As shown, CDI 114
24 comprises control logic 302, a debug filter 304 and memory 306, each coupled as
25 depicted. CDI 114 may well be characterized as an abstraction layer, enabling

1 higher level applications and resources of computer 102 to access and utilize
2 resources of smart card 104 endowed with SCDI 110 (which may also be
3 characterized as an abstraction layer). With respect to the present invention, the
4 features of CDI 114 are invoked upon detecting a debug frame by debug filter 304.
5 Debug filter 304 detects debug frames by analyzing each of the frames received by
6 the smart card for characteristics denoting a debug frame. According to one
7 implementation, debug filter 304 detects an invalid source and/or destination
8 address in a received frame marking the frame as a debug frame. It is to be
9 appreciated, however, that debug filter 304 can be configured to detect alternative
10 characteristics within a communication frame marking the frame as a debug frame.

11 Control logic 302 is intended to represent any of a broad range of logic
12 known in the art. In one implementation, control logic 302 is a processor, while in
13 alternate embodiments control logic is a microcontroller, a programmable logic
14 array, or a series of executable instructions which perform logic functions.
15 Control logic 302 communicates with smart card 104 in any of a plurality of
16 standard smart card communication protocols. In alternate embodiments, non-
17 standard protocols may well be used to communicate between controller 302 and
18 smart card 104 such as, for example, a unique development communication
19 protocol. Although not specifically denoted, it is to be appreciated that controller
20 302 communicates with smart card 104, and any other peripheral for that matter,
21 via the communication resources of operating system 120. Insofar as such
22 resources are well known in the art, they need not be described further here.

23 Upon detecting the arrival of a debug frame by debug filter 304, control
24 logic 302 marshals the debug frame parameters and interlaces the completed
25 debug frame with application frames comprising the normal communication flow

1 between computer 102 and smart card 104. According to one implementation,
2 control logic 302 analyzes the task to be performed by the received debug frame,
3 and places the debug frame at an appropriate point in the normal communication
4 flow for transmission to smart card 104 via card reader 106 and communication
5 medium 108.

6 Memory 306 includes one or more buffers wherein control logic 302
7 communication frames for transmission to smart card 104. In this regard, memory
8 306 is intended to represent any of a number of alternate memory devices
9 commonly known to those in the art.

10 Although depicted as a separate functional element, those skilled in the art
11 will appreciate that CDI 114 may well be integrated within and utilize the control
12 features associated with the application development tool 118. In one
13 implementation, for example, control logic 302 and memory 306 may well be
14 supplied by a debug environment within the application development tool 118,
15 wherein CDI 114 is comprised solely of debug filter 304. Accordingly, the
16 teachings of the present invention may well be practiced with variation from the
17 exemplary embodiment without deviating from the spirit and scope of the present
18 invention.

19 20 **Example Smart Card**

21 Fig. 4 illustrates a block diagram of an example IC card 104 suitable for
22 use within the application development system 100 of Fig. 1. In addition to the
23 innovative smart card development interface (SCDI) 110 and an operating system
24 with associated smart card resources 112, IC card 104 is shown comprising an
25 input/output interface 402, memory 406 having stored therein a plurality of

1 executable applications and/or applets 404, and control logic 408. As discussed
2 above, except for the inclusion of innovative smart card development interface
3 (SCDI) 110, to be described more fully below, smart card 104 is intended to
4 represent any of a broad category of integrated circuit (IC) cards commonly
5 known in the art. Thus, but for SCDI 110, each of I/O 402, applets 404, memory
6 406 and control logic 408 are likewise commonly known within the art and,
7 consequently, will not be further described here.

8 **Fig. 5** illustrates a block diagram of an example SCDI 110, suitable for use
9 within any IC card such as, e.g., smart card 104 of application development
10 system 100 in Fig. 1. In accordance with the example implementation of Fig. 5,
11 SCDI 110 is shown comprising control logic 502, debug filter 504, debug monitor
12 506 and memory 508, coupled as depicted. According to one implementation,
13 SCDI 110 is invoked by CDI 114 upon receipt of a debug frame interlaced within
14 the normal communication flow between computer 102 and smart card 104.

15 According to this exemplary implementation, control logic 502 may be any
16 of a plurality of discrete logic and/or coded logic functions commonly known in
17 the art such as, for example, a processor, a controller, or a plurality of executable
18 instructions which implement such functionality. Similarly, memory 508 is
19 intended to represent any of a number of memory devices known in the art.

20 As above, debug filter 504 identifies debug frames within the received
21 communication flow by analyzing each of the frames received by the smart card
22 for characteristics denoting a debug frame. According to one implementation,
23 debug filter 504 detects an invalid source and/or destination address in a received
24 frame marking the frame as a debug frame. It is to be appreciated, however, that
25

1 debug filter 504 can be configured to detect alternative characteristics within a
2 communication frame marking the frame as a debug frame.

3 Debug monitor 506 selectively invokes one or more debugging features in
4 response to receipt of a debugging frame, as identified by debug filter 504.
5 According to one implementation, control logic 502 receives a debug frame, as
6 detected by debug filter 504, and promotes the debug frame to debug monitor 506.
7 Debug monitor controls and/or interrogates smart card resources (e.g., API's,
8 device drivers, applications, etc.) in accordance with the debug instructions
9 contained within the debug frame. As will be described more fully below, the
10 debug monitor 506 can read/write smart card memory 406, get/set breakpoints in a
11 smart card application 404, sequentially step a smart card application 404, run a
12 smart card application 404, release a smart card application 404, and obtain the
13 context of control logic 408. Although depicted as an element of SCDI 110,
14 debug monitor 506 may well be implemented as an independent debugging
15 application resident on smart card 104, without deviating from the spirit and scope
16 of the present invention.

18 **Example Data Structures**

19 Fig. 6 is a graphical illustration of a communication flow between a host
20 computer 102 and smart card 104 including one or more interlaced debug frames,
21 according to one aspect of the present invention. The innovative communication
22 flow 600 is shown comprising a plurality of application protocol data units
23 (APDU's) 602 and 606, selectively interlaced with one or more debug protocol
24 data unit (DPDU) 604 which enables an independent debug application to share
25 communication resources with a host application to control and interrogate the

1 otherwise closed architectural resources of a smart card. It is to be appreciated
2 that, although depicted at the APDU level this is for ease of explanation only.
3 That is, alternate embodiments are contemplated wherein interlacing of debug
4 frames is performed at a block-level, i.e., at a lower level of communication. In
5 this regard, it is to be appreciated that the DPDU is a construct of convenience to
6 illustrate the features of the present invention. Alternate implementations at using
7 lower-level or higher-level communication protocols are anticipated within the
8 scope and spirit of the invention.

9 According to one implementation, the communication flow is a
10 command/response communication protocol, initiated by the host system (e.g.,
11 computer 102). As alluded to above, the APDU's 602, 606 adhere to any of a
12 number of accepted application protocols employed to communicate information
13 between host applications and smart card applications. Accordingly, they need not
14 be further described.

15 The DPDU 704 adheres to any of a number of accepted transport protocols
16 used to communicate information between a smart card and a host system (e.g., a
17 computer system). Fig. 6 breaks out DPDU 704 to denote a number of constituent
18 fields including, but not limited to, a node address field 608, a protocol control
19 block 610, a length field 612, a data field 614 and an error detection field 616. It
20 is to be appreciated that the illustrated size of the fields do not necessarily
21 correspond to relative block sizes, and the order of the fields may well be changed
22 without deviating from the spirit and scope of the present invention.

23 The node address field 608 contains source and/or destination address
24 information. More specifically, the node address field 608 includes information
25 regarding the virtual address of the application issuing the frame (source address)

1 and the address of the application to which the frame is being sent (destination
2 address). According to one aspect of the invention, a debug frame is denoted as
3 such by embedding invalid source and/or destination addresses in the node address
4 field 608. Upon receiving a communication flow, debug filter (304, 504)
5 identifies the invalid source and/or destination address and routes the debug frame
6 to a debug application or monitor.

7 The protocol control block 610 denotes whether the frame is a command
8 frame or a response frame, and whether the received frame is the last frame in a
9 communication, or whether more frames follow to deliver the data required to
10 complete the communication instance.

11 As their names imply, the length field 612 provides an indication as to the
12 length of the frame, while the data field 614 carries the instructions/data
13 communicated between the host and the smart card. According to one
14 implementation, the data field 614 includes debug instructions that direct a debug
15 monitor 506 of a SCDI 110 to perform some task. Examples of such debug
16 instructions (in pseudo code) and their effect include:

17 Debug (run app_x, Data) - execute an application using Data

18 Debug (get context) - obtain the context of smart card control logic

19 Debug (read memory) - read smart card memory

20 Debug (step) - step an application executing on the smart card.

21 Debug (set breakpoint) - set a breakpoint within an application
22 executing on the smart card.

23 Debug (run) - execute application on smart card until event
24 (e.g., breakpoint)
25

1 Additional debug instructions and their function can be found within the Appendix
2 attached hereto.

3 The error checking field 616 of DPDU 604 includes information utilized by
4 a development interface (i.e., CDI 114 or SCDI 110) to verify the integrity of the
5 received frame. Any of a number of suitable error checking schemes may well be
6 used such as, for example, inclusion of a checksum.

7 8 9 **Example Operation**

10 Fig. 7 is a flow chart of an example method for debugging an IC card
11 application using an interlaced debug protocol, according to one aspect of the
12 present invention. For ease of explanation, and not limitation, the method of Fig.
13 7 will be developed with continued reference to Fig.'s 1-6.

14 Turning to Fig. 7, the method begins with step 702 wherein the debug
15 environment of a host computer 102 is invoked. In one implementation, the debug
16 environment resides within application development tool 118, while in alternate
17 embodiments, the debug environment is a stand-alone application 116.

18 In step 704, a debug command frame is generated within the debug
19 environment. More specifically, a user instructs the debug environment to invoke
20 a debug feature of coupled smart card 104. As described above, the debug
21 environment marks the debug frame as such utilizing an invalid address in node
22 address field 608 of the generated debug frame (e.g., DPDU 604). Once
23 generated, the debug frame is sent to the CDI 114.

24 The CDI 114 receives the debug frame and interlaces the received debug
25 frame with other application frames comprising the normal communication flow,

1 step 706. As described above, debug filter 304 identifies the received debug frame
2 by detecting an invalid address within the node address field 608 of the received
3 DPDU 604. Having interlaced the debug frame within the normal communication
4 flow, CDI 114 transmits the communication flow to the smart card 104, via card
5 reader 106 and communication medium 108.

6 In step 710, SCDI 110 receives the communication flow, and identifies the
7 debug frame(s) interlaced within the communication flow in step 712. More
8 specifically, SCDI 110 receives the communication flow via I/O interface 402,
9 whereupon debug filter 504 detects one or more frames with an invalid address
10 populating the node address field 608, while the error detection field 616 does not
11 indicate any error of transmission. Accordingly, controller 502 concludes that
12 such received frames are debug frames.

13 In response to receiving the communication flow with interlaced debug
14 frames, steps 710 and 712, controller 502 of SCDI 110 promotes application
15 frames to an appropriate smart card application 404, while the debug frames are
16 routed to debug monitor 506, step 714. Controller 502 identifies the appropriate
17 smart card application 404 to route the application frames using information (e.g.,
18 source and/or destination address information) embedded within node address
19 field 608.

20 In response to receiving the communication frames, the appropriate smart
21 card application 404 (i.e., the one to which the application frames were addressed)
22 performs in accordance with the program code of the application and any
23 instructions received in the application frames, subject to the debug monitor 506.
24 Similarly, debug monitor 506 controls smart card resources according to debug
25 instructions received in the debug frames to control execution of smart card

1 application 404 and/or to interrogate smart card resources. In response to
2 execution of received communication frames (i.e., application and debug) within
3 their respective applications (i.e., smart card application and debug monitor),
4 smart card application 404 may generate response application frames. Similarly,
5 debug monitor 506 may generate response debug frames depending, of course, on
6 the point at which execution of the applications is suspended, step 716. In this
7 manner, debug monitor 506 of SCDI 110, in response to the innovative interlaced
8 debug protocol, manage execution of smart card applications, and disclosure of
9 smart card state information to facilitate application development.

10 In step 718, SCDI 110 receives the response application frames generated
11 by smart card application 404 and interlaces received response debug frames
12 generated by debug monitor 506, if any, to generate a response communication
13 flow. The communication flow is transmitted to the computer system 102 via
14 communication medium 108 and card reader 106, step 720.

15 In step 722, CDI 114 receives the response communication flow from the
16 smart card 104. More specifically, debug filter 304 receives and analyzes the
17 response frames to detect debug frames. In step 724, controller 302 of CDI 114
18 promotes application frames to the host application 116, while identified debug
19 frames are promoted to the debug environment.

20 Turning briefly to Fig. 8, a signaling diagram for an example
21 communication session between a host system and a smart card utilizing the
22 interlaced debug protocol of the present invention is presented. As shown, the
23 communication is broken down according to the functional elements discussed
24 above, namely, between application development tool 118, a debug environment
25 802, CDI 114, SCDI 110, debug monitor 506 and a smart card application 404.

1 According to one embodiment of the present invention, application frames are
2 denoted by pseudo-code having the "Normal" tag, while debug frames are denoted
3 by pseudo-code having a "Debug" tag.

4 The example communication session depicted in Fig. 8 adheres to the basic
5 flow illustrated in Fig. 7 and, thus, will not be described in detail. Rather, the
6 signaling diagram of Fig. 8 is intended to provide an example of how debug
7 frames are interlaced within the normal communication flow between a host
8 system and a smart card, and how the CDI 114 and the SCDI 110 promote the
9 received frames accordingly.

10 Given the foregoing, it is to be appreciated that the innovative smart card
11 development interface 110 and the interlaced debug protocol of the present
12 invention transform the otherwise closed architecture of an otherwise typical smart
13 card 104 into an application development tool. Moreover, the client development
14 interface 114 transforms a common application development tool such as
15 Microsoft's Visual BASIC, or Visual C/C++ into a smart card application
16 development tool. Accordingly, the combination of the smart card development
17 interface 110, the client development interface 114 and the interlaced debug
18 protocol enable a developer to enter the smart card development market with
19 minimal cost, thereby facilitating the development of applications for limited-sized
20 markets and promoting the growth of the smart card industry. Although the
21 invention has been described in language specific to structural features and/or
22 methodological steps, it is to be understood that the invention defined in the
23 appended claims is not necessarily limited to the specific features or steps
24 described. Rather, the specific features and steps are disclosed as preferred forms
25 of implementing the claimed invention.

1 **CLAIMS**

2 1. An integrated circuit (IC) card comprising:
3 an input/output (I/O) interface; and
4 a smart card development interface, coupled to the I/O interface, to receive
5 and identify one or more debug frames interlaced within a normal communication
6 flow between the IC card and a host system.

7
8 2. An IC card according to claim 1, further comprising:
9 a memory device having stored therein a plurality of executable
10 instructions; and
11 a controller, coupled to the memory device and the smart card development
12 interface, to execute at least a subset of the plurality of executable instruction to
13 selectively implement one or more of a plurality of IC card applets.

14
15 3. An IC card according to claim 2, wherein the memory device
16 includes a plurality of executable instructions which, when executed, implement a
17 debug application which selectively controls other applications executing on the
18 IC card.

19
20 4. An IC card according to claim 1, wherein the smart card development
21 interface includes a debug filter to identify and remove the debug frames from the
22 normal communication flow.

1 5. An IC card according to claim 4, wherein the debug filter redirects
2 the debug frames to a debug application on the IC card.

3
4 6. An IC card according to claim 1, further comprising a debug
5 application, responsive to debug instructions embedded within received debug
6 frames, the debug application providing a user with a host of application debug
7 features enabled in response to the received debug instructions.

8
9 7. An IC card according to claim 6, wherein select debug instructions
10 invoke one or more of the following debug features: read/write IC card memory,
11 get/set breakpoints in an IC card applet, sequentially step an IC card application,
12 run an IC card applet, and release an IC card applet frame.

13
14 8. An IC card according to claim 1, wherein the IC card communicates
15 with a remote host system using a transport protocol comprising application data
16 units (APDU) and debug protocol data units (DPDU).

17
18
19 9. An IC card according to claim 8, wherein the transport protocol is a
20 standard smart card communication protocol, wherein the APDU and the DPDU
21 adhere to the standard IC card communication protocol.

1 **10.** An IC card according to claim 8, wherein the smart card
2 development interface further comprises a debug filter which identifies DPDU
3 within the normal communication flow to redirect the DPDU to a debug
4 application on the IC card.

5
6 **11.** An IC card according to claim 10, wherein the debug filter identifies
7 DPDU within the normal communication flow by detecting an invalid source
8 and/or destination address identifier within the debug frame.

9
10 **12.** An IC card according to claim 1, wherein the IC card communicates
11 with a remote host system using a transport protocol comprising application data
12 units (APDU) including normal application frames and debug frames.

13
14 **13.** A storage medium having stored thereon a plurality of executable
15 instructions which, when executed, implement the smart card development
16 interface of claim 1.

17
18 **14.** A method of debugging a smart card application, the method
19 comprising:

20 receiving one or more debug frames interlaced with application frames
21 comprising a normal communication flow between a smart card and a host system;

22 identifying the one or more debug frames;

23 routing the received debug frames to a debug application executing on the
24 smart card, while promoting the application frames to an application executing on
25 the smart card, subject to conditions imposed by the debug frames.

1
2 **15.** A method according to claim 14, wherein the step of identifying the
3 one or more debug frames comprises:

4 reading a source and/or destination address of frames comprising the
5 normal communication flow; and

6 detecting invalid source and/or destination addresses in select frames
7 denoting debug frames.

8
9 **16.** A method according to claim 14, further comprising:
10 implementing one or more debug features on the smart card according to
11 debug instructions embedded within the received debug frames.

12
13 **17.** A method according to claim 16, wherein the debug features include
14 one or more of read/write smart card memory, get/set breakpoints in a smart card
15 application, sequentially step a smart card application, run a smart card
16 application, and release a smart card application frame.

17
18 **18.** A method according to claim 14, further comprising:
19 generating a response debug frame to a received debug frame;
20 interlacing the response debug frame with response application frames; and
21 sending the response debug frame and response application frames to a host
22 system.

1 **19.** A storage medium having stored thereon a plurality of instructions
2 which, when executed, implement the method of claim 14.

3
4 **20.** A computer system comprising:
5 an input/output (I/O) interface; and
6 a client development interface, coupled to the I/O interface, to receive and
7 identify debug frames interlaced within the normal communication flow between
8 the computer system and a removably coupled smart card.

9
10 **21.** A computer system according to claim 20, further comprising:
11 a memory device having stored therein a plurality of instructions; and
12 a processor, coupled to the memory device and the client development
13 interface, to execute at least a subset of the plurality of instructions to implement
14 one or more applications including a smart card development application having a
15 debug environment to send and receive debug frames to the coupled IC card
16 interlaced within the normal communication flow between the computer system
17 and the IC card.

18
19 **22.** A computer system according to claim 14, wherein the memory
20 device includes a plurality of executable instructions which, when executed,
21 implement a debug application on the computer system to communicate with and
22 control smart card resources.

1 **23.** A computer system according to claim 20, wherein the client
2 development interface includes a debug filter to identify and remove the debug
3 frames from the normal communication flow between the computer system and
4 the smart card.

5
6 **24.** A computer system according to claim 23, wherein the debug filter
7 redirects debug frames received from the smart card to a debug application
8 executing on the computer system.

9
10 **25.** A computer system according to claim 20, further comprising a
11 debug application, to write and read debug frames to and from the smart card,
12 facilitating a number of application debugging features.

13
14 **26.** A computer system according to claim 25, wherein the debug
15 frames written by the debug application invoke one or more of the following
16 debug features: read/write smart card memory, get/set breakpoints in a smart card
17 application, sequentially step a smart card application, run a smart card
18 application, and release a smart card application frame.

19
20 **27.** A computer system according to claim 20, wherein the computer
21 system communicates with the smart card using a transport protocol comprising
22 application data units (APDU) and debug protocol data units (DPDU).

1 28. A computer system according to claim 27, wherein the client
2 development interface further comprises a debug filter which identifies DPDU
3 within the normal communication flow to redirect the DPDU to a debug
4 application executing on the computer system.

5
6 29. A computer system according to claim 29, wherein the debug filter
7 identifies DPDU within the normal communication flow by detecting an invalid
8 source and/or destination address identifier within the debug frame.

9
10 30. A storage medium having stored thereon a plurality of executable
11 instructions which, when executed, implement the client development interface of
12 claim 20.

13
14 31. A computer-implemented method for debugging a smart card
15 application, the method comprising:

16 generating one or more debug frames containing debug instructions;

17 interlacing the generated debug frames with one or more application frames
18 generated according to an application executing on the computer; and

19 sending the application frames with the interlaced debug frames to a
20 removably coupled smart card, wherein the debug frames invoke one or more
21 debug features of the smart card.

1 **32.** A computer-implemented method according to claim 31, wherein
2 the application frames are generated by an application executing within an
3 application development environment, while the debug frames are generated in
4 response to user interaction with the smart card application development
5 environment.

6
7 **33.** A computer-implemented method according to claim 31, wherein
8 generating one or more debug frames comprises populating a source and/or
9 destination field of the debug frame with an invalid source and/or destination
10 address.

11
12 **34.** A computer-implemented method according to claim 31, further
13 comprising:

14 receiving a normal communication flow from the smart card including
15 debug frames interlaced with application frames, wherein the debug frames
16 received from the smart card are received in response to debug frames issued by
17 the computer.

18
19 **35.** A computer-implemented method according to claim 34, wherein
20 the application frames are promoted to an associated application executing within
21 an application development tool executing on the computer, while the debug
22 frames are promoted to an application debug environment of the application
23 development tool executing on the computer.

1 **36.** A communication protocol, employed between a host system and a
2 smart card, the protocol comprising:

3 a plurality of application frames comprising a normal communication flow
4 between a host application and a smart card application; and

5 one or more debug frames, interlaced with the application frames within the
6 normal communication flow, to enable a debug application executing on the host
7 system to selectively access and control smart card resources.

8
9 **37.** A communication protocol according to claim 36, wherein the
10 debug application and the host application are executing on separate host systems,
11 each communicatively coupled to the smart card.

12
13 **38.** A communication protocol according to claim 36, wherein the one
14 or more debug frames include debug instruction to implement one or more of the
15 following debug features: read/write smart card memory, get/set breakpoints in a
16 smart card application, sequentially step a smart card application, run a smart card
17 application, and release a smart card application frame.

18
19 **39.** A communication protocol according to claim 36, wherein the
20 debug frame is distinguished from an application frame by incorporating an
21 invalid source address.

1 40. A communication protocol according to claim 36, wherein the
2 debug frame is distinguished from an application frame by incorporating an
3 invalid destination address.

4
5 41. An application development system comprising:
6 a computer system to execute an application within an application
7 development tool; and
8 a smart card incorporating a smart card development interface, coupled to
9 the computer system, to receive and identify debug frames interlaced with
10 application frames within a normal communication flow between the application
11 executing on the computer system and the smart card, wherein the smart card
12 development interface promotes the application frames to an application layer of
13 the smart card, and invokes debug features of the smart card in response to debug
14 instructions embedded within the received debug frames.

15
16 42. An application development system according to claim 41, wherein
17 the computer system further comprises:

18 a client development interface, to interlace debug frames generated by the
19 application development tool with application frames generated by the application
20 executing within the application development tool.

21
22 43. An application development system according to claim 42, wherein
23 the application development tool generates debug frames in response to user
24 interaction with the application development tool.

25

1 **44.** An application development system according to claim 43, wherein
2 the application development tool populates a source and/or destination field of the
3 debug frame with an invalid source and/or destination address.

4
5 **45.** An application development system according to claim 43, wherein
6 the debug frames invoke and control one or more smart card resources facilitating
7 debugging of the application executing within the application development tool of
8 the computer system.

9
10 **46.** An application development system according to claim 42, wherein
11 the client development interface includes a debug filter to identify and route debug
12 frames received from the smart card.

13
14 **47.** An application development system according to claim 41, wherein
15 the smart card development interface comprises a debug filter to identify debug
16 frames within the received normal communication flow.

17
18 **48.** An application development system according to claim 47, wherein
19 the debug filter identifies debug frames by an invalid source and/or destination
20 address embedded within a source and/or destination field of the debug frame.

21
22 **49.** An application development system according to claim 41, further
23 comprising:

24 a communication protocol, employed by the computer system and the smart
25 card to communicate therebetween, the communication protocol comprising,

1 a plurality of application frames comprising a normal
2 communication flow between a host application and a smart card
3 application; and

4 one or more debug frames, interlaced with the application frames
5 within the normal communication flow, to enable a debug application
6 executing on the host system to selectively access and control smart card
7 resources.

8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

1 **ABSTRACT**

2 An integrated circuit (IC) card is presented comprising an input/output
3 (I/O) interface and a smart card development interface (SCDI), coupled to the I/O
4 interface, to receive and identify debug frames interlaced within a normal
5 communication flow between the IC card and a host system.

6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

100




Fig. 1




Fig. 3




Fig. 5




Fig. 4




Fig. 6






Fig 7

700



*Fig. 8*800

APPENDIX A: DEBUG PROTOCOL ELEMENTS

• Protocol details:

Example of coding of I-blocks (ISO 7816-3 amendment 2) (bits b8 (most significant bit) to b1 (least significant bit)):

b8 = 0 denotes a I-block

b7 is the block number

b6 is the More-data bit (0 indicates last block of sequence)

b5-b1 not used

According to one implementation, command or response is implied by the direction of the exchange (i.e., host sends commands, card send responses).

• Debug functions:

GetContext: Retrieve current IC Card context information.

SetContext: Set current IC Card context.

Go (or Run): Execute an application or applet.

RunToPC: Execute an application or applet until program counter (PC) is reached;
akin to a step function.

WriteMemory: Write to a specified location in IC Card Memory

ReadMemory: Read a specified location in IC Card Memory

GetNextBranch: Retrieve the next branch.

• Debug Events:

AppStart: denotes application/applet starts.

AppExit: denotes application/applet exits.

- 1 BreakPoint: Identify a PC wherein execution of application/applet is halted.
- 2 Step: Incrementally execute application/applet
- 3 Exception: denotes an exception.
- 4 DebugString: a string of information sent in a debug frame to host.
- 5 SimulatorExit: denotes the end of execution of simulator.

- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25